chipsec.hal.cr moduleΒΆ

Access to CR registers

usage:
>>> read_cr( 0 )
>>> write_cr( 4, 0 )